

# HIGH EFFICIENCY S-BAND 30W POWER GaAs FETs

Isao Takenaka, Hidemasa Takahashi, Kazunori Asano, Junko Morikawa,  
Kohji Ishikura, Mikio Kanamori\*, Masaaki Kuzuhara and Hiroaki Tsutsui

ULSI Device Development Laboratories, NEC Corporation

\*Kansai Electronics Research Laboratories, NEC Corporation

9-1, Seiran 2-Chome, Otsu, Shiga 520, Japan

## ABSTRACT

An S-band high-efficiency power GaAs MESFET has been developed by employing the second-harmonic terminating technique in both the input and output matching circuits. This internally matched power FET demonstrates state-of-the-art performance of 30.9W (44.9dBm) output power with more than 60% power-added efficiency and a 15.0 dB linear gain at 2.5GHz. Successful termination of the second-harmonic was confirmed by measuring gate and drain voltage waveforms using EOS (Electro-Optic Sampling). This amplifier can be assembled in a conventional ceramic package, and thus is suitable for satellite communication system applications.

## INTRODUCTION

Power amplifiers for mobile communication satellites must meet demands for high efficiency with high output power. In order to achieve high efficiency, harmonic impedance has hitherto been terminated in the output circuits[1]. In a recent investigation, a high efficiency amplifier was achieved by terminating second-harmonic source impedance[2]. However, these source and load harmonic termination technologies have been applied to small-sized power amplifiers of 1W-level. In this work, we aimed to improve efficiency and output power of high-power amplifiers delivering more than 30W by optimally terminating second-harmonic source impedance as well as second-harmonic load impedance. Moreover, in

order to confirm successful termination of the second-harmonic, we measured the voltage waveforms of gate and drain electrodes by the contact-less EOS (Electro-Optic Sampling) method[3].




Figure 1. Internal view of the developed amplifier

## DEVICE CHARACTERISTICS

We employed power GaAs MESFETs with  $1.0\ \mu\text{m}$  WSi gate fabricated in a step-recessed structure[4]. These devices exhibited typical  $I_{\text{dss}}$ ,  $I_{\text{max}}$ , transconductance, threshold voltage and drain breakdown voltage of 200mA/mm, 340mA/mm, 125mS/mm, -2.0V and 25V, respectively.




Figure 2. An equivalent circuit of the developed amplifier

### AMPLIFIER DESIGN

Figure 1 shows an internal view of the developed amplifier. The amplifier was designed to combine the output power of two FET chips with a total gate width of 86mm. The FET chips were assembled with impedance transforming circuits in a conventional ceramic package. The overall dimension of the amplifier is 24mm × 17.4mm.

Figure 2 shows an equivalent circuit of the developed amplifier. The input internal matching network consists of three stages of a lumped LC low pass filter network. The elements of the input circuit were designed to minimize the loss of matching circuits at the fundamental frequency(2.5GHz) as well as to short the impedance at the second-harmonic frequency(5GHz) on the gate electrode. The optimum source reflection phase at the second-harmonic frequency was experimentally determined to be around short by matching L and C parameters. On the other hand, the output matching network consists of a transmission line and LC low pass filter network. We designed the elements of the output circuit to maximize power-added efficiency at the fundamental frequency. Moreover, we experimentally determined the optimum load phase condition at the second-harmonic frequency by adding one stage of an LC circuit to the drain

electrode. The second-harmonic impedance was varied by changing the resonant condition of this additional LC circuit, while the load impedance at the fundamental frequency was kept almost constant by slightly adjusting the other LC circuit elements. Figure 3 shows the dependence of output power and power added efficiency at the 2dB gain compression point on the load phase at the second harmonic frequency. In this way, we experimentally found that the optimum second-harmonic load impedance should be open (phase=0°) rather than short(phase=180°).




Figure 3. Measured output power and power added efficiency at the 2dB gain compression point versus the load phase at the second-harmonic frequency(5GHz).

## AMPLIFIER PERFORMANCE

Measured output power ( $P_{out}$ ) and power added efficiency (PAE) versus input power ( $P_{in}$ ) are shown in Figure 4. The fabricated amplifier demonstrated an output power of 30.9W (44.9dBm) at the 2dB gain compression point with a 15.0 dB linear gain and 60.5% power-added efficiency with  $V_d = 8.5V$  at 2.5GHz. Figure 5 shows the measured output power and power-added efficiency versus drain set-voltage ( $V_d$ ) at 2.5GHz. At  $V_d = 9V$ , it delivered an output power of 35W (45.4Bm) with 59% power-added efficiency. These are the highest efficiencies and output powers at S-band reported so far using power FETs assembled in a conventional ceramic package.

In order to confirm successful termination of the second-harmonic, we measured the voltage waveforms on gate and drain electrodes by the contact-less EOS method. Figure 6 shows gate (marked  $\alpha$ ) and drain (marked  $\beta$ ) voltage waveforms at maximum efficiency operation ( $P_{in} = 33dBm$ ) measured by EOS for the three amplifiers terminated in different source and load second-harmonic impedances. The amplifier type(A), in which both the source and load second-harmonic impedances are short, delivered  $P_{out}$  of 16W with PAE of 56% at  $V_d = 8V$ . The drain voltage observed by EOS seems to be a sawtooth waveform. In comparison, the drain voltage of the developed amplifier type(B), in which the source and load second-harmonic impedances are short and open respectively, was found to be a quasi-square waveform. This quasi-square drain voltage with a flat portion at low  $V_d$  tends to reduce the overlap of drain-voltage and drain-current in the time domain. This reduction avoids power dissipation and results in PAE improvement. Furthermore, comparing the voltage waveform of the amplifier type(C), in which the source and load second-harmonic impedances are inductive and open respectively, with that of type(B), we see the drain voltage waveform depends significantly on the source second-harmonic phase condition. This indicates the

requirement to optimize both the harmonic source and load terminations simultaneously. Among amplifier types (A) to (C), both the gate and drain voltage waves of type(C) seem to be the closest to square waves. However the second-harmonic ripple observed on drain voltage waveform caused power dissipation, resulting in slightly inferior efficiency of type (C) to that of type(B). These results indicate that the developed amplifier type(B) was optimally terminated with respect to the second-harmonic frequency in both source and load matching circuits.




Figure 4. Measured output power and power-added efficiency versus input power at 2.5GHz of the developed amplifier.




Figure 5. Measured output power and power-added efficiency versus drain set-voltage at 2.5GHz of the developed amplifier.





Figure 6. The gate ( $\alpha$ ) and drain ( $\beta$ ) voltage waveform at Pin=33dBm measured by EOS for the three amplifiers.

## CONCLUSION

An S-band high-efficiency power GaAs MESFET has been developed by employing the second-harmonic terminating technique in both the input and output matching circuits. This internally matched power FET demonstrates state-of-the-art performance of 30.9W (44.9dBm) output power with more than 60% power-added efficiency at 2.5GHz. This amplifier can be assembled in a conventional ceramic package, and thus is suitable for satellite communication system applications.

## ACKNOWLEDGMENT

The authors would like to thank Dr. A. Higashizaka and K. Ueda for helpful discussions and encouragement throughout this work. We also wish to



type	ZS(2f <sub>0</sub> )	Z <sub>0</sub> =50/32 $\Omega$	ZL(2f <sub>0</sub> )	Z <sub>0</sub> =50/32 $\Omega$
(A)	0.01-j0.05(0.98 $\angle$ 186°) short		0.02-j0.1(0.96 $\angle$ 192°) short	
(B)	0.01-j0.05(0.98 $\angle$ 186°) short		6.9+j22.3(0.97 $\angle$ 5.2°) open	
(C)	0.01+j0.58(0.98 $\angle$ 119°) inductive		6.9+j22.3(0.97 $\angle$ 5.2°) open	

thank H. Takahashi of Incubator of Hamamatsu Photonics K.K. for the cooperation on the EOS measurements.

## REFERENCES

- [1] M. D. Snider, "A Theoretical Analysis and Experimental Confirmation of the Optimally Loaded and Overdriven RF Power Amplifier," IEEE Trans. Electron Devices, Vol. ED-14, No. 12, pp.851-857, Dec.1967.
- [2] M. Maeda et al., "A High Power and High Efficiency Amplifier With Controlled Second-harmonic Source Impedance," IEEE MTT-S Digest, pp.579-582, 1995.
- [3] H. Takahashi et al., "How The Electro-Optic Probing System Can Contribute To LSI Testing?," IEEE IMTC, pp.1484-1491, 1994.
- [4] F. Ono et al., "A 50W Low Distortion GaAs MESFET for Digital Cellular Base Stations," IEEE GaAs IC Symposium Digest, pp.103-106, 1996.